Direct Neural-Network Hardware-Implementation Algorithm.pdf (303.29 kB)
Direct neural-network hardware-implementation algorithm
journal contributionposted on 2023-08-30, 13:50 authored by Andrei Dinu, Marcian N. Cirstea, Silvia Cirstea
An algorithm for compact neural network hardware implementation is presented, which exploits special properties of the Boolean functions describing the operation of artificial neurones with step activation function. The algorithm contains three steps: ANN mathematical model digitisation, conversion of the digitised model into a logic gate structure, and hardware optimisation by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating optimised VHDL code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurones with step activation functions, it can be extended to sigmoidal functions.
Publication titleIEEE Transactions on Industrial Electronics
- Accepted version